A low-power and small-area scan driver using depletion-mode amorphous-InGaZnO (a-IGZO) thin-film transistors (TFTs) is proposed for 10-inch quadruple extended graphics array (QXGA, 2048 × 1536) panels. The proposed scan driver is realised in a small area using 11 TFTs and improves power consumption by removing short circuit current. Measured results show that the power consumption of the proposed scan driver with 10 stages is 710 mW at the scan frequency of 92.2 kHz and the output voltage swing of 20 V.
Introduction: The oxide thin film transistor (TFT) is a good candidate to replace the hydrogenated amorphous silicon (a-Si:H) TFT in flat panel displays (FPDs) owing to high mobility, good uniformity, and compatibility with the a-Si:H process [1] . However, oxide TFTs such as ZnO and InGaZnO (IGZO) TFTs have two significant problems due to defects from interstitial metals and oxygen vacancies in the channel. One is that the oxide TFT has only an n-channel device operating in depletion mode because the defects behave like donors [2] . The other is that the threshold voltage of an oxide TFT is not stable when stress voltage is applied to the gate-to-source of TFTs [3] .
Many researches have been done to make a scan driver integrated on display panels using oxide TFTs [4] [5] [6] [7] . However, previously reported scan drivers adopted many external signals, such as seven [5, 6] or eight signals [4] . Increasing the number of clock signals creates more power consumption due to increasing the number of transitions of clock signals and the necessity of large area for signal lines. Furthermore, output waveforms of the previously reported scan drivers [4] [5] [6] are overlapped, which induces deterioration in image quality because the pixel displays images of the previous row line during the overlapped line time with the previous scan signal. A scan driver with one clock signal and three reference voltages is reported in [7] , but this circuit is too complex, using 22 TFTs per stage and has the effective turn-on time of switching TFTs in pixels by approximately half of a row line time because the driving voltage is not high enough during a half of a row line time.
In this Letter, we propose a new scan driver, reducing power consumption and the number of external signals. The output waveforms of the proposed scan driver are not overlapped, so the proposed scan driver does not need an additional circuit for improving image quality such as masking circuits. In addition, the proposed scan driver per stage consists of 11 TFTs and two capacitors.
Device characteristics: The oxide TFT of the proposed scan driver is a bottom gate IGZO TFT with the etch-stopper structure. Gate and source/ drain electrodes are 300 nm-thick molybdenum layers. A gate insulator is a silicon nitride layer of 450 nm and an active channel is an a-IGZO layer of 40 nm. An etch stopper is formed using a silicon dioxide layer of 200 nm. A passivation and a pixel electrode are made of silicon nitride and indium tin oxide, respectively. effect mobility, subthreshold slope, and threshold voltage of the TFT are 6.86 cm 2 /Vs, 1.05 V/dec, and 22.53 V, respectively. The gateto-source overlap area of the C-V measurement device is 14 160 mm 2 . The measured unit overlap capacitance of the gate to source is 0.14 fF/mm 2 . To design circuits accurately, we used the device model, which is based on the I-V, transfer, and C-V characteristics.
Proposed scan driver: The shift register is the standard unit circuit in a display scan driver, which generates a scan pulse sequentially for row lines of the panel. In phase 3, T2 and T11 turn on, and then V Q is discharged to VSSL and V P increases to 5 V by charge sharing between C1 and the parasitic capacitance of node V P . T7 and T9 turn off and T6, T8, and T10 turn on, then gout[N] is charged to VSS. In phase 4, T1 turns on, and V C is charged to 15 V by CK1. In phase 5, T2 turns on, and V P is charged to 15 V by charge sharing of V C and V P . The operation in phase 6 is the same as that in phase 4, so V C is charged to 15 V. Phase 
to turn on T8 and T10, the proposed scan driver does not need extra supply voltage (VDD), which was used in the previous scan drivers [4 -7] .
Measured results and discussion: We fabricated the proposed scan driver of 10 stages on a glass substrate using a-IGZO TFTs. Figs 3a and b show the top view micrograph of one stage of the proposed scan driver, and the measured input and output waveforms, respectively. The size, resolution format, and the frame frequency of the display are 10-inches, a quadruple extended graphics array (QXGA, 2048 × 1536), and 60 Hz, respectively. Operating frequency, capacitive load, and resistive load are 92.2 kHz, 250 pF, and 10 kV, respectively. The power consumption of the proposed scan driver of 10 stages is 710 mW. When the 10-inch XGA panel is driven by the proposed scan driver, the power consumption of the 10-stage scan driver is 235 mW at the frame frequency of 60 Hz. The operating frequency, load capacitance, and resistance for the XGA panel are 46.1 kHz, 150 pF, and 10 kV, respectively. The power consumption for driving the QXGA panel is about three times higher than that of the XGA panel because the operation frequency increases twice and load capacitance increases from 150 to 250 pF. The proposed scan driver employed only four external signals and 11 TFTs, and the power consumption is considerably lower than that of previous scan drivers [5] [6] [7] .
gout [1] gout [2] gout [3] 20 V 10 µs gout [4] carry Conclusion: A small-area scan driver, which consists of 11 TFTs and two capacitors, is proposed for high resolution display panels using a-IGZO TFTs. The scan driver removes short circuit current from VDD to negative reference voltage or ground for low power consumption. The output waveforms of the proposed scan driver are non-overlapped waveforms to prevent deterioration of the image quality. The scan driver was fabricated on a glass substrate using a-IGZO 
